Virtex Ultrascale Plus Product Table And 58G PAM4 FPGAs

February 3, 2025

40

Need high-performance FPGAs? See the Virtex Ultrascale Plus product table and learn how 58G PAM4 FPGAs boost speed and efficiency.

AMD Virtex UltraScale+ 58G FPGAs

AMD Introduces PAM4-Capable Virtex UltraScale+ FPGAs

Find out how AMD’s 16 nm Virtex UltraScale+ 58G portfolio now includes 58 Gb/s PAM4 transceivers. These new devices, which are based on industry-leading high-end FPGAs, provide a smooth transition of current systems to next-generation backplane, optics, and high performance interconnects. They double bandwidth on existing infrastructure for Data Centre Interconnect, 5G infrastructure and networking, Test & Measurement, and Aerospace & Defence applications.

Benefits of the AMD Virtex UltraScale+ 58G Product

AMD is adding 58 Gb/s transceivers to its 16 nm FinFET+ Virtex UltraScale+ FPGA series to support the next wave of Ethernet deployment.

AMD Virtex UltraScale+ 58G PAM4 FPGAs increase ASIC lifetimes and double bandwidth on current infrastructure. These FPGAs enable customers to create future-proof systems by offering the fastest transceivers in a hardware programmable device at the same time as new optics become available.

Important attributes and advantages

Quickest Transceivers

For multi-terabit systems, up to 48 transceivers can operate at up to 58 Gb/s PAM4, and for 25G interoperability, up to 32 transceivers can operate at 32.75 Gb/s.

Flexible Connectivity

Backplanes of 28G and 58G, chip-to-chip and chip-to-optics support of 32.75 Gb/s and 58 Gb/s

Superior Integrity of Signals

Superior high-quality signal for 50/100/200/400G protocols and optics by integrated KR-FEC and improved continuous adaptive RX equalisation

Improved DSP Cores

DSP compute performance for a variety of data centre applications up to 38 TOPs (22 TeraMACs).

Reduction of Footprints

Small system design is made possible without sacrificing performance by doing away with individual ICs for Ethernet, gearboxes, memory, and PCIe.Integrated PCI Express Block

Integrated PCI Express Block

Complete end-to-end solutions that support multiple 100G ports are made possible by PCIe Gen3x16 in all devices and PCIe Gen4x8 with CCIX compatibility in some devices.

Applications

Utilise Virtex UltraScale+ 58G PAM4 FPGAs to Discover New Opportunities

Transport and Metro Networks

PON, cable access, and metro & transport networks have been under pressure to transmit aggregated network traffic to core networks due to the fast increasing bandwidth demands for 5G. The 58G PAM4 transceivers with dedicated 100G MAC IP offered by Virtex UltraScale+ 58G FPGAs enable designers to create adaptable devices with increased port density and throughput. Network equipment providers (NEPs) can concentrate on end-product innovation and differentiation while lowering time-to-market and total cost of ownership with the programmable Virtex UltraScale+ 58G PAM4 FPGAs, which also allow for bespoke logic and the addition of AI/ML for smart transport networks.

Equipment for Network Testing

Spectrum/network analysers and other signal analysis equipment need a lot of I/O bandwidth and additional computing power. Virtex UltraScale+ 58G PAM4 FPGAs include block RAM for coefficient tables and FIFOs as well as UltraRAM for data staging. Test and measurement platform designers can create a high-performance system with flexibility and scalability because to the FPGA’s notably large number of DSP blocks and 80 high-speed transceivers.

Interface Card for Smart Networks (SmartNIC)

Virtex UltraScale+ 58G PAM4 FPGAs’ integrated PAM4 transceivers allow SmartNIC designers to do away with gearboxes and streamline their designs. Support for PCIe Gen4 significantly expands a server’s capacity to handle data and improves performance by providing acceleration capabilities and removing I/O bottlenecks. Additionally, because FPGAs can handle a wide variety of workloads, SmartNICs constructed using Virtex UltraScale+ 58G PAM4 FPGAs may add and combine workloads from storage, network, and computation, allowing for dynamic feature changes without sacrificing connectivity.

Interconnection of Data Centres (DCI)

Data centre connection technology must advance as data centres grow in order to support high capacity, scalability, and power efficiency. By supporting the latest optics and protocols with superior port density and performance-per-watt, Virtex UltraScale+ 58G PAM4 FPGAs offer high-speed I/O throughput to meet the requirement for high-performance communication across data centres.

Fronthaul Gateways for Converged Access

One of the most important components of a cost-effective 5G rollout and service delivery is converged access fronthaul gateways. These gateways may perform numerous tasks and allow multiple services to be carried across a single interface, such as Ethernet, FlexE, and optical transport networks (OTNs), because Virtex UltraScale+ FPGAs are programmable. To reduce transport costs, fronthaul gateways with 58G PAM4 transceivers support multi-100G interfaces with new optics. For service providers seeking to reduce costs and significantly increase the flexibility of their developing 4G and 5G access networks, Virtex UltraScale+ 58G PAM4 FPGAs offer the route to a single integrated gateway function.

Acceleration of Storage

Storage infrastructure is strained by the explosion of data in contemporary applications, where bandwidth demands are rising quickly despite fixed power and form factor limitations. Either incorporated as SSD controllers or in hyperconverged infrastructure to manage complicated storage processing duties, FPGAs are perfect for providing enhanced performance in systems with RDMA and NVMe over Fabrics (NVMe-oF) offloads for next-generation storage systems. Virtex UltraScale+ 58G PAM4 FPGAs improve overall storage utilisation and reduce CPU load by enabling the increased acceleration of a range of storage workloads, such as data compression, decompression, deduplication, or sequencer functionality, through integrated 58G PAM4 transceivers, small package options, and PCIe Gen4 IP.